

Immunity to ESD

Abstract: This paper and discusses the requirements for Electro static discharge as outlined by the European Norm standard EN 61000-4-2, and provides some design techniques for meeting these requirements.

Electrostatic Discharge , can be defined as the transfer of electric charge between bodies of different electrostatic potential in proximity or through direct contact. The transfer of charge from one body to the other happens when two bodies have different charge particles (positive and negative).




Figure 2. ESD air discharge

Type of ESD Failure

Operational Failure (transient)

- Logic failures, reading errors or data loss caused by unwanted charging or discharging of internal capacitances.

Catastrophic Failure (permanent)

-Device no longer functions due to metal melt, junction breakdown or oxide “punch-through”.

Latent Failure (cumulative)

-Device still functions, but operating life is dramatically reduced by internal damages

Test Level

Level	Contact Discharge	Air Discharge
	Test voltage (KV)	Test voltage (KV)
1	2	2
2	4	4
3	6	8
4	8	15
X	Special	Special

Table 6. Test level

10 discharges per polarity on each selected points
Discharge rate of 1 per second

ESD Waveform Characteristic

Contact discharge




Figure 3.

The graph indicates how much amplitude of the current with respect to time upon application of 4kV contact discharge.

Test set-up




Figure 4. ESD test set up

Applicable points

Unless stated otherwise in the generic, product-related or product-family standards, the Electrostatic discharges shall be applied only to those points and surfaces of the EUT which are accessible to persons during normal use.

ESD Immunity Design Techniques

1. Use of Transient Voltage Suppressors to clamp positive and voltage spikes on critical signals such as PGOK, ACOK typically signals that are exposed and going to the customer system.

ESDA6V1BC6 TVS




Figure 5. TVS typical application on critical nets.

2. Providing shortest path for the ESD current. This is obtained by layout and using y-caps that will direct the current out of the circuit through the chassis.

3. Insulation by using metal shielding, insulation through PCB separation or air separation.

4. Practically we can't put TVS on all critical PCB nets so the alternative way is to use limiting resistors in series with the critical pins of Analog/Digital IC's.

There other ESD design improvements and ways to prevent ESD generation but the above items are mainly for PSU ESD immunity design.

References

- i. Electronic Systems Failures and Anomalies Attributed to Electromagnetic Interference
By: NASA Reference Publication
- ii. Radio Frequency Interference with Medical Devices
By: IEEE Committee on Man and Radiation
- iii. Switching Power Supplies A to Z
By: Sanjaya Maniktala
- iv. Immunity requirements related to design choices
By: Tim Williams
- vi. EN 61000-4-2 – Cenelec
- vii. EN61000-4-3 – Cenelec
- viii. EN61000-4-4 – Cenelec
- ix. EN61000-4-5 – Cenelec
- x. EN61000-4-11 – Cenelec

Excelsys Technologies Ltd. is a modern world-class power supplies design company providing quality products to OEM equipment manufacturers around the world. This is achieved by combining the latest technology, management methods and total customer service philosophy with a 20 year tradition of reliable and innovative switch mode power supply design, manufacture and sales. If there are any further points you wish to discuss from this paper please contact support@excelsys.com. Further information on our products can also be found at www.excelsys.com